This is a formal equivalence checking tool developed @ IIT Guwahati which can be used to verify functional equivalence between circuits (combinational and sequential) of the formats BLIF, verilog and EDIF.

Project Activity

See All Activity >

Categories

Build Tools, Electronic Design Automation (EDA), Exam

License

GNU General Public License version 2.0 (GPLv2)

Follow equ-iitg formal equivalence checker

equ-iitg formal equivalence checker Web Site

Other Useful Business Software
Cut Cloud Costs with Google Compute Engine Icon
Cut Cloud Costs with Google Compute Engine

Save up to 91% with Spot VMs and get automatic sustained-use discounts. One free VM per month, plus $300 in credits.

Save on compute costs with Compute Engine. Reduce your batch jobs and workload bill 60-91% with Spot VMs. Compute Engine's committed use offers customers up to 70% savings through sustained use discounts. Plus, you get one free e2-micro VM monthly and $300 credit to start.
Try Compute Engine
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of equ-iitg formal equivalence checker!

Additional Project Details

Programming Language

C

Related Categories

C Build Tools, C Electronic Design Automation (EDA) Software, C Exam Software

Registered

2008-11-18
Report inappropriate content