#1261 Missing cache management during Cortex-M RAM initializations

[Giovanni Di Sirio]

Initialized RAM areas can contain code but D-cache is not flushed after initialization. This could cause execution of code not yet committed from cache to RAM with resulting random errors.