Search Results for "cpu chip"
Sort By:
Showing 14 open source projects for "cpu chip"
View related business solutions-
Full-stack observability with actually useful AI | Grafana CloudBuilt on open standards like Prometheus and OpenTelemetry, Grafana Cloud includes Kubernetes Monitoring, Application Observability, Incident Response, plus the AI-powered Grafana Assistant. Get started with our generous free tier today.
-
Try Google Cloud Risk-Free With $300 in CreditUse your credit across every product. Compute, storage, AI, analytics. When it runs out, 20+ products stay free. You only pay when you choose to.
-
1
Hot
Hot is macOS menu bar application that displays the CPU speed limit
Hot is macOS menu bar application that displays the CPU speed limit due to thermal issues. CPU throttling is a power management technique in computer architecture whereby the frequency of a microprocessor can be automatically adjusted "on the fly" depending on the actual need, to conserve power and reduce the amount of heat generated by the chip. -
2
Chipyard
An Agile RISC-V SoC Design Framework with in-order cores
Chipyard is a framework and generator for constructing custom RISC‑V SoC hardware. Built at UC Berkeley, it leverages Chisel/FIRRTL to generate full-stack systems—from CPU cores to peripherals—and includes simulators, FPGA deployment tools, and integration with Rocket Chip and other RISC‑V ecosystems. -
3
HWID Spoofer - Hardware ID Changer
The best HWID Spoofer in 2025.
TraceX is a powerful and advanced HWID Spoofer designed to bypass anti-cheat systems in games like Valorant, Apex Legends, Warzone, Fortnite, and more. It spoofs critical system identifiers such as disk serials, MAC addresses, BIOS UUIDs, motherboard and GPU IDs, and even EFI boot variables. This HWID Spoofer also includes a full system cleaner that removes traces of game activity, browser data, event logs, Xbox and Discord accounts, and network fingerprints. With deep spoofing of CPU,... -
4
Prime number ( primenumbers )
Benchmark for 50 000 000 prime numbers as single and multicore
Simple source files and compiled JAR Java programs, for benchmark 50 000 000 cycle finding prime numbers. On Intel(R) Core(TM) i5-8600K CPU, Windows 10 20H2, i have 39 second on single core and 7,6 second on multi core. (PS: C++ multicore 6 second). Added C files for gcc compiler in Windows 10 and for Xcode C command line project in MacOS ( tested on Mac mini M2 with single core 16 to 25 sec and multicore 2,3 to 5 second by compiler -O switch). Surprise, same code in JavaScript for M2 chip in Safari: 12,5 sec single core and 3,3 sec multi core. ... -
Application Monitoring That Won't Slow Your App DownFull APM with errors, performance, logs, and uptime monitoring. 99.999% uptime SLA on the platform itself.
-
5
MACE
Deep learning inference framework optimized for mobile platforms
Mobile AI Compute Engine (or MACE for short) is a deep learning inference framework optimized for mobile heterogeneous computing on Android, iOS, Linux and Windows devices. Runtime is optimized with NEON, OpenCL and Hexagon, and Winograd algorithm is introduced to speed up convolution operations. The initialization is also optimized to be faster. Chip-dependent power options like big.LITTLE scheduling, Adreno GPU hints are included as advanced APIs. UI responsiveness guarantee is sometimes... -
6
SC_CoSiM
SC_CoSiM is a plattform which focuses on validating a full system
SC_CoSiM is a platform which focuses on validating a full system, by performing near real-time, command-to-command co-simulation of the hardware DUT implemented on FPGA as a full system prototype (with CPU, on-chip interconnect, memory, application, drivers, and OS, typically Linux) against its equivalent cycle-approximate system-level model of the DUT. Our work presented at DVCon-Europe 2018 extended the technology demonstrator from David C Black(https://github.com/dcblack/technology_demonstrator). To reference this work: A. Papagrigoriou, M.D. ... -
7
NOS - an open source fasm OS
An OS being built for the community and to show the power of FASM.
NOTE: I am looking for other people who are skilled in FASM and are willing to help with this Git repository. For more info, email me at noahkeck72@gmail.com with a subject line of "NOS." (I am not a bot, so *please* don't be the idiot who sends me an email with only the subject line. You know who you are. -_-) I am writing an OS in FASM, starting from the basic stuff like typing and text colors and am aiming for the project to end up something like DOS at the very... -
8
Linux for Beagleboard-xm
A Tailored Small Linux for Beagleboard-xm
Beagleboard-xm is a powerful chip with a cortex-A8 CPU and a DSP. I have the plan to build an OCR gadget using it with Linux. As a by product I will post my tailored Linux kernel and u-boot, and all relevant stuff here, from now on. I was shocked by the blocking of Chinese citizens from accessing some of the contents on sourceforge. I deeply regret the outrageous action initiated, even though I fully understand the reasoning behind it. -
9
1raster-tracker
One Rasterline Tracker (for C64)
This littre tracker has a special player which only needs around 65 CPU cycles (1 rasterline) to produce music on the Commodore 64's SID sound-chip. Due to the rastertime-limit there are some restrictions but with clever solutions you can tweak good sound out of it... check out the included example-tunes to learn how... NOTE: I left SourceForge for reasons not ethical to mention here. You can find me and my further work at these locations: http://hermit.sidrip.com http://csdb.dk/scener/?... -
Fully Managed MySQL, PostgreSQL, and SQL ServerCloud SQL handles your database ops end to end, so you can focus on your app.
-
10
Library which allows developper to access the hardware features of GP2X (personal entertainment player created by a Korean company: GPH). Software emulation is provided on PC through SDL.
-
11
This project implements a reduced instruction set (RISC) CPU in VHDL. It was designed for the Altera Flex10k20 chip, but the VHDL code should port to any compatable chip. The instruction set is extensive, and the design is easily extendable to 16 bits.
-
12
AYMaker
.AY audio format development
Updated AYMaker to support hardware identification (CPU and sound chips frequenciens), multiple sound chip support. -
13
Using SystemC to develop a System On Chip system. The Design includes a MIPS CPU, Arbiter, DMA controller, SRAM controller, UART controller. This design are compatible to the IBM CoreConnect™ Architecture and the On-chip Peripheral Bus (OPB) standard.
-
14
Yet Another DLX based Architecture System On a Chip (YADASOC) is a RTL Verilog implenetation of a DLX based CPU and subsystems.
- Previous
- You're on page 1
- Next
